Lozada Padilla, D.P., Zamora Pérez, C.D., Rodriguez Garcia, R.M., Ortega Méndez, G., Mejía Salvador, J.S. and Montiel Hernández , J.F. 2026. A Traceable Design Flow for Synchronous FPGA Architectures From State Machine Specification to Hardware Validation on the Alhambra II Platform. International Journal of Combinatorial Optimization Problems and Informatics. 18, 1 (Sep. 2026), 111–125. DOI:https://doi.org/10.61467/2007.1558.2027.v18i1.1508.